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Abstract 
This paper presents algorithms and lower bounds for several fundamental problems on the 
Exclusive Read, Concurrent Write Parallel Random Access Machine (ERCW PRAM) and some 
results for unbounded fan-in, bounded fan-out (or ‘BFO’) circuits. Our results for these two 
models are of importance because of the close relationship of the ERCW model to the OCPC 
model, a model of parallel computing based on dynamically reconfigurable optical networks, and 
of BFO circuits to the OCPC model with limited dynamic reconfiguration ability. @ 1998- 
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1. Introduction 
In this paper we develop algorithms and lower bounds for fundamental problems 
on the Exclusive-Read Concurrent-Write (ERCW) Parallel Random-Access Machine 
(PRAM) model. The ERCW PRAM model has not received much attention, due in 
part to a general belief that concurrent writing does not add much power to a model 
without concurrent reading. We show that this is not always the case by presenting 
algorithms that solve problems on the ERCW PRAM much faster than they could 
be solved on the EREW PRAM. (See [41] for more details on the different PRAM 
models.) 
We further motivate the ERCW PRAM by its relation to massively parallel com- 
puters with dynamically reconfigurable optical networks. Specifically, we show that 
the ERCW PRAM (using the ‘Tolerant’ protocol for resolving write conflicts) with 
n global memory cells and unlimited local memory is computationally equivalent to 
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the OCPC (Optical Communication Parallel Computer) model [3,28,29,31,50] on n 
processors. (This is in contrast to the statement given in [3] that the OCPC model 
is equivalent to an EREW PRAM with n global memory cells.) In previous work, 
it was shown that the EREW PRAM could be simulated on the OCPC with some 
overhead per step [44, 181. This overhead was a result of trying to simulate accesses 
to an arbitrary number of memory cells. We achieve better simulation results (and in 
fact, computational equivalence of models) by limiting the number of memory cells 
of the ERCW PRAM. The following example illustrates the benefit of our approach. 
Computing the global OR of IZ bits using the approach in [44] would require simulating 
the @(log n) step EREW PRAM algorithm using an expected overhead of @(log log n) 
time per step, resulting in a total expected time of @(log n log log n). However, in our 
direct approach, we simulate the constant time ERCW PRAM algorithm for global OR 
with only constant overhead, resulting in a constant time algorithm. (Note that since 
there is no ‘queue’ delay in optical communication networks, the ERCW PRAM is 
a better model for parallel machines with such networks than the recently proposed 
QRQW (or ERQW) model [30].) 
Many results for the ERCW PRAM follow directly from results for the EREW 
PRAM or CRCW PRAM. For instance, the global OR of it bits can be found in constant 
time on an n processor ERCW PRAM, as on a CRCW PRAM, but broadcasting 
1 bit to n processors requires O(logn) steps, as on an EREW PRAM. The result for 
broadcasting implies that computing the prefix sums of n inputs and merging two lists 
of size it both require O(logn) time also. However, some results obtained directly 
from EREW PRAM and CRCW PRAM results do not give tight bounds. For instance, 
the problem of computing the parity of IZ bits on the ERCW PRAM has a lower 
bound of R(logn/ log logn) from the result for the CRCW PRAM, and an upper bound 
of O(logn) from the EREW PRAM. Tight bounds are not known for the ERCW 
PRAM. Furthermore, tight bounds are not known for many other problems, including 
the problems of compaction and finding the maximum. In this paper, however, we make 
significant progress towards developing tighter bounds for these and other problems. 
Here is a summary of our results for the ERCW PRAM. Many of these results 
depend on the write collision resolution protocol used, which we ignore here; these 
results are stated more precisely in the sections that follow. In the following, n is 
the size of the input, and all algorithms perform linear work except as noted. We 
present a k-compaction algorithm that runs in O(log log II + log k) time; a randomized 
algorithm for k-compaction that runs in O(log k) expected time; a randomized algorithm 
for approximate k-compaction that runs in O(log logk) time, with failure probability 
l/k; an algorithm for finding the maximum of inputs in the range [I, n] that runs in 
O(log logn) time; an algorithm for chaining that runs in O(loglogn) time; an algorithm 
for integer chain-sorting (linear-size integers) that runs in O(log logn) time; and an 
algorithm for integer sorting (polynomial-size integers) that runs in O(logn) using 
almost linear work. 
We present two lower bounds results for the ERCW PRAM: a lower bound of 
0(&g&~) time for solving compaction, and a lower bound of R(&) for 
P. D. MacKenzie, V. Ramachandran I Theoretical Computer Science 196 (1998) 153-180 155 
finding the maximum of general inputs. (The former result, along with a similar 
result for the OCPC discovered independently by Goldberg and Jerrum, led to the 
a(,,/-) lower bound on h-relation routing in Goldberg et al. [32].) 
Finally, we consider unbounded fan-in, bounded fan-out (BFO) circuits. The compu- 
tations on such circuits can be mapped optimally onto an ERCW PRAM as oblivious 
algorithms. This could be important if the ERCW PRAM is implemented using an op- 
tical network that has only limited reconfiguration abilities. In an oblivious algorithm 
the communication patterns are fixed before the algorithm is run. Thus, each processor 
may have only a small set of other processors with which it needs to communicate, 
and this set is fixed before the algorithm is run. By designing oblivious algorithms, we 
may avoid some of the costs of reconfiguration. 
We show that any BFO circuit for adding two n-bit integers, merging a bit into 
an n bit sorted sequence, sorting n bits, or computing the prefix sums or parity of 
II bits requires R(logn) depth. Let TH k,n denote the threshold function which outputs 
1 if and only if at least k of the inputs are equal to 1. We show that i?!!& can be 
computed by a linear size, O(log log n + log k) depth circuit, and that any BFO circuit 
which computes THk+ requires R(log log n + log k) depth. 
The current interest in the OCPC model, the close relation between the OCPC model 
and the ERCW PRAM model, and the richness of results obtained so far on the OCPC, 
the ERCW PRAM, and the BFO circuit model, all indicate that these are important 
models of parallel computation which should be studied further. 
The rest of this paper is organized as follows. In Section 2, we define the ERCW 
PRAM and discuss different write conflict protocols. In Section 3, we describe the 
relationship of the ERCW PRAM to the OCPC model. Section 4 gives lower and 
upper bounds for compaction problems, and Section 5 gives lower and upper bounds 
for computing the maximum. In Section 6, we give algorithms for chaining and integer 
sorting. Section 7 gives lower and upper bounds for computing certain functions on 
unbounded fan-in, bounded fan-out circuits. Finally, in Section 8 we give relations 
between the different ERCW PRAM models. 
2. Preliminaries 
An Exclusive Read, Concurrent Write (ERCW) PRAM consists of a collection of 
processors, each with infinite local memory, which operate synchronously and com- 
municate through a global memory. Each read or write to global memory takes one 
time step. Only one processor can read from any memory cell at any time step, but 
multiple processors may write to a memory cell in a single time step. Write conflicts 
are handled according to one of the following collision resolution protocols: 
Priority: The lowest numbered processor succeeds and writes its value to the cell; 
Arbitrary: An arbitrary processor succeeds and writes its value to the cell; 
Common: All processors must be writing the same value, which is written to the cell; 
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Collision: A special collision symbol is written to the cell; 
Tolerant: The cell remains unchanged. 
Nice Robust: Either the cell remains unchanged, or an arbitrary processor succeeds 
and writes its value to the cell. 
Robust: An arbitrary value is written to the cell. 
(Since the standard OCPC model uses the Tolerant protocol, we will be most concerned 
with developing ERCW PRAM algorithms using the Tolerant protocol. We define the 
OCPC model in Section 3.) 
The ERCW(ack) PRAM is an ERCW PRAM with the added feature that a pro- 
cessor which successfully writes to a cell receives an acknowledgement. To retain the 
spirit of the Common model, we assume no processor receives an acknowledgement 
in the Common model. To retain the spirit of the Robust model, we assume that false 
‘successful’ writes could cause bogus acknowledgements to be sent. 
Often we would like to separate the issues of using the global memory as storage for 
inputs and outputs, and using the global memory for communication. In these cases, 
we will assume that inputs and outputs are spread evenly among the local memories 
of the processors. For instance, given p processors and n inputs, we will assume each 
processor contains n/p inputs in its local memory. With this assumption, we will be 
free to design algorithms which use less than n cells of global memory. 
In our algorithms we do not require that all processors learn the output of an algo- 
rithm, for this would force a trivial Sl(logn) time lower bound on all our algorithms. 
Lemma 1. An n processor ERCW (ack) PRAM with m global memory cells can be 
simulated on a max(n, m) processor ERCW PRAM with 2m + n global memory cells 
with the same write conjIict protocol (except Robust). 
Proof. On the Common model, the ERCW(ack) PRAM and ERCW PRAM are the 
same, so the simulation is trivial. Otherwise, let El be the ERCW(ack) PRAM and let 
E2 be the ERCW PRAM. The first m cells of E2 will correspond to the m cells of 
El, the second m cells of E2 will be used for finding the processor that succeeds in 
writing to the corresponding cell of El, and the last n cells will be used for writing 
acknowledgements to the successfully writing processors. We simulate a read of cell 
j by processor i of El, by having processor i read cell j of Ez. We simulate a write 
step as follows. First, every processor j (0 <j d m - 1) writes n to cell m + j, and 
then every processor i (0 6 i < n - 1) writes 0 to cell 2m + i. For any processor i of 
El that writes some value vi to any cell ci, processor i of E2 writes i to cell m + ci. 
Then processor j (1 <j < m) reads cell m + j, and if the value read, say a, is not n or 
‘collision’, processor j writes 1 to cell 2m + v. Now, for each processor i of El writing 
to some cell ci, processor i of E2 reads cell 2m + i. If it reads a 1, then it writes ai to 
cell ci (with no contention). Note that we require E2 to have the same write conflict 
protocol as El, so that the processor that succeeds in writing to cell m + j in E2 (for 
some j) is the same as the processor that succeeds in writing to cell j in El. (Note: 
The simulation for the Collision model is slightly different. We omit the details.) 0 
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The following lemma will be useful in designing Robust ERCW PRAM algorithms. 
Lemma 2. An n processor Nice Robust ERCW(ack) PRAM with m global memory 
cells can be simulated on a max{n, m} processor Robust ERC W PRAM with m(n + 2) 
global memory cells. 
Proof. Let El be the ERCW(ack) PRAM and let E2 be the ERCW PRAM. For each 
cell of El, we associate 1 extra cell to test for the processor which is successful, and 
n extra cells to be used for writing acknowledgements. We simulate a read of cell j 
by processor i of El, by having processor i read cell j of E2. We simulate a write step 
as follows. First, every processor j (06 j <m - 1) writes n to cell m + j. Then for any 
processor i of El that writes some value Vi to any cell ci, processor i of E2 writes i to 
cell m + ci, and writes 0 to cell m(2 + i) + Ci. Then processor j (1 <j <m) reads cell 
m + j, and if the value read, say v, is such that 0 6 u d n - 1, processor j writes 1 to 
cell m(2 + u) + j. Now, for each processor i of El writing to some cell ci, processor 
i of E2 reads cell m(2 + i)+ci. If it reads a 1, then it writes ri to cell ci (with no 
contention). 0 
3. Optical communication and ERCW PRAMS 
Here we describe the technology for optical communication, the OCPC model which 
is derived from this technology, and its relation to the ERCW PRAM. 
3.1. Optical communication technology 
There are two basic types of optical interconnection networks, fiber optic networks, 
and free-space optic networks. Research on routing in general fiber optic networks can 
be found in [l]. In this paper, however, we are only concerned with a specific type 
of fiber optic network, namely the Passive optical star coupler network [6,7,20,35], 
which allows unit time communication between any pairs of processors. In this net- 
work all processors are connected via optical fibers to a passive optical star coupler, 
which broadcasts messages sent from one processor to all other processors. To allow 
more flexible communication, time division multiplexing (TDM) or wavelength divi- 
sion multiplexing (WDM) is used. For unit time communication, we must use WDM. 
For dynamic reconfiguration ability, we must have tunable transmitters and/or receivers. 
Currently, tunable transmitters and receivers are too slow to be practical. 
The other type of optical interconnection network is a free-space optic network. In 
this network, we do not use wires, but instead use the directional property of light to 
send messages to the correct destination. Free-space optics has the potential to reduce 
space requirements and to alleviate many topological difficulties associated with more 
conventional routing. There are two types of free-space optic networks which achieve 
unit time communication, the beam spreading/masking network, and the beam steering 
network. The beam spreading/masking network [39,48] (also called the crossbar or 
matrix multiplication network) uses an n x n array of switching elements with each 
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row assigned to a transmitting processor and each column assigned to a receiving pro- 
cessor. A transmitting processor spreads its light encoded message out to the row of 
optical switches, and those switches either block the message or send it on to the des- 
ignated receiving processor. This network has the disadvantages of having n2 switches, 
l/n total power transfer, and slow switching time. A beam steering network can either 
be made up of reconfigurable holograms [33,5] or acousto-optic deflectors [39]. The 
typical reconfigurable hologram method assumes the processors are sitting on a board, 
and there is some holographic material above the board. To transmit a message, a re- 
flecting hologram is written into the holographic substrate and the processor transmits 
a light encoded message to that hologram, which then steers it to the correct receiving 
processor. In the acousto-optic deflector method, it is assumed that each processor is 
connected to a two-dimensional deflector which can be programmed to steer a light 
encoded message to any other processor. In terms of speed of reconfiguration, the 
acousto-optic deflector seems to be the fastest, although it is still not as fast as an 
electronic switch. 
3.2. OCPC model 
One abstraction of the beam steering model (which could also be considered 
an abstraction of the passive optical star coupler with tunable transmitters) was 
first considered by Anderson and Miller [3], and has since been studied in 
[l&22,28,29,31,32,44,50]. Various names for this model have been proposed, in- 
cluding Local Memory PRAM, S*PRAM, OMC, OCP, and OCPC. We will use the 
term OCPC, denoting Optical Communication Parallel Computer. 
An OCPC consists of a collection of processors, each with infinite local memory, 
which operate synchronously and communicate by transmitting messages to each other. 
At any step, a processor can transmit at most one message to another processor. The 
message will succeed in reaching the processor if it is the only message being sent 
to that processor at that step. Concurrent transmissions to the same processor will be 
handled according to one of the following standard collision resolution protocols: Pri- 
ority, Arbitrary, Common, Collision, Tolerant and Robust [38]. (Note that the standard 
OCPC model uses the Tolerant protocol.) 
The OCPC(ack) is an OCPC with the added feature that a processor which success- 
fully transmits a message to another processor receives an acknowledgement as in the 
ERCW(ack) PRAM (see Section 2). 
In Anderson and Miller [3] it is stated that an n processor OCPC is equivalent to 
an II processor EREW PRAM with IZ global memory locations. However this result is 
incorrect and we show in this section that an n processor OCPC is equivalent to an 
n processor Tolerant ERCW PRAM with n global memory locations. We also show 
additional relationships between OCPC and ERCW PRAM models, with and without 
acknowledgements. 
Note that our simulations are not at all like those in [44, 181. Our simulations are 
simple, straightforward and efficient, causing only constant slowdown. 
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Lemma 3. A step of an n processor OCPC can be simulated in constant time on an 
n processor ERCW PRAM with n global memory cells with the same write conjlict 
protocol. 
Proof. One step of the OCPC is simulated by a write and a read on the ERCW PRAM. 
We simulate an attempted transmission from processor i to processor j on the OCPC 
by processor i writing to cell j and processor j reading cell j. Since the write conflict 
resolution protocols are the same, processor j receives the same value on the ERCW 
PRAM as on the OCPC. Cl 
Note that in the next proof, the simulation of an ERCW PRAM on an OCPC requires 
that the OCPC has at least as many processors as the ERCW PRAM has global memory 
cells. This is not necessarily bad, since only global memory cells are counted, and for 
many ERCW PRAM algorithms, only O(n) global memory cells are required. 
Lemma 4. A step of an n processor ERCW PRAM with m global memory cells can 
be simulated in constant time on a max(n,m> processor OCPC with the same write 
conjlict protocol. 
Proof. Assign each processor of the OCPC to a memory cell and assign the first n 
processors also to the n processors of the ERCW PRAM. We simulate a write from 
processor i to cell j on the ERCW PRAM by processor i transmitting to processor j. 
Because the write conflict resolution protocols are the same, processor j receives the 
same value on the OCPC as is written to cell j on the ERCW PRAM. Processor j stores 
the value transmitted to it. We simulate processor i reading cell j in the ERCW PRAM 
by processor i transmitting a read request to processor j and processor j transmitting 
the value stored there to processor i. Note that there can never be any transmission 
conflicts when simulating the read step. 0 
Lemma 5. A step of an n processor OCPC(ack) can be simulated in constant time 
on an n processor OCPC with the same write conflict protocol (except Robust). 
Proof. On the Common model, the OCPC and the OCPC(ack) models are equivalent, 
since no processor ever ‘succeeds’ in a write. On the other models we simulate a trans- 
mission of a message M from processor i to processor j by the following procedure. 
Processor i first transmits i to processor j. If processor j receives a value 0, then it 
transmits an acknowledgement o processor u. If processor i receives an acknowledge- 
ment, then it transmits M to processor j. This will be guaranteed to succeed without 
collision. 0 
Lemma 6. A step of an n processor ERCW(ack) PRAM with m global memory cells 
can be simulated in constant time on a max(n,m) processor OCPC with the same 
write cor$ict protocol (except Robust). 
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Proof. By Lemma 5, it suffices to prove the theorem for the OCPC(ack) model. Assign 
each processor of the OCPC(ack) to a memory cell and assign the first n processors 
also to the it processors of the ERCW(ack) PRAM. A write step of the ERCW(ack) 
PRAM is simulated by a transmission step of the OCPC(ack). We simulate a write 
from processor i to cell j on the ERCW(ack) PRAM by processor i attempting a 
transmission to processor j. If processor i is successful in writing to the cell, then 
it will receive an acknowledgement. Because the OCPC(ack) is using the same write 
conflict resolution protocol, processor i’s transmission will succeed and processor i 
will receive an acknowledgement. Processor j now stores the value transmitted to it. 
A read step of the ERCW(ack) PRAM is simulated by two transmission steps of the 
OCPC(ack). We simulate processor i reading cell j in the ERCW(ack) PRAM by 
processor i transmitting a read request to processor j and processor j transmitting the 
value stored there to processor i. Note that there can never be any transmission conflicts 
when simulating the read step. 0 
4. Compaction problems 
In this section, we study the problems of k-compaction and approximate 
k-compaction on the ERCW PRAM. The k-compaction problem takes an array of 
size IZ with k marked elements, and places the marked elements into an array of 
size k. The approximate k-compaction problem takes an array of size n with k marked 
elements, and places the marked elements into an array of size O(k). Compaction and 
approximate compaction are important subproblems in processor reallocation and load 
balancing. For instance, if some processors have completed their tasks and some have 
not, we would like to be able to round up those tasks in a small area, so other proces- 
sors can find them and help out; this can be achieved using approximate compaction. 
In addition, compaction and approximate compaction have been used as subroutines for 
many algorithms, including algorithms for space allocation, estimation, sorting, CRCW 
PRAM simulation, generation of random permutations, and computational geometry. 
We will primarily deal with the k-compaction problem and our only result for 
approximate k-compaction is a randomized algorithm for the Nice Robust ERCW 
PRAM, which is described at the end of Section 3.2.1. 
4. I. Lower bounds 
Here we will show that 2-compaction on the Robust, Nice Robust, Tolerant, Collision, 
or Common ERCW PRAM requires v’m - 1 time; that k-compaction on 
the Arbitrary ERCW PRAM requires time k for k < &&&$? - 1; that 
4k-compaction on the Priority ERCW PRAM requires time k for k < dm - 
1; and that 2k-compaction on the Priority ERCW PRAM requires time k for k d 
(log log log n)/4 - 1. We do not place any restrictions on the number of global mem- 
ory cells, or the number of processors. (We assume that each of the first n global 
memory cells contains an input.) 
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Without loss of generality, we assume that each input is tagged by a pair (i,b), 
where i is its index (from 1 to n) and b is 0 if the input is unmarked, 1 if the input 
is marked. Then we will show a lower bound on solving compaction for the simpler 
problem of performing compaction on the tags which are marked with 1s. This will 
obviously imply a lower bound for the general compaction problem. 
Our lower bound proof will use the following definition and results. 
Definition 7. A sunflower is a collection of sets in which any element that is contained 
in two of the sets is contained in all of the sets. 
Theorem 8 (Erdos and Rado [21]). Let r and s be positive integers and let F be a 
family of sets such that every set in F has at most r elements, and the number of 
sets in F is greater than r!(s - 1)‘. Then F contains a sunflower of size s. 
Theorem 9 (Turan [4]). A simple graph with n vertices and m edges has an indepen- 
dent set of size n2/(2m + n). 
Theorem 10 (Dilworth [19]). Let X be a set and P be a partial ordering on X. Zf 
the largest antichain in X has k elements, then there is a set of k chains whose union 
is X. 
Corollary 11 (Anderson [2]). Given a sequence of n distinct integers, there is either 
an increasing subsequence of size fi, or a decreasing subsequence of size fi. 
Furthermore, given k sequences of n integers (each sequence being a permutation 
of the n integers), there is a subset of size n1/2k such that in each sequence, the 
subset is arranged in either increasing or decreasing order. 
Let 2COMP be an algorithm for 2-compaction on the Tolerant, Collision, or Com- 
mon ERCW PRAM. For a given k, let COMP-A be an algorithm for k-compaction 
on the Arbitrary ERCW PRAM; let COMP-P-4k be an algorithm for 4k-compaction on 
the Priority ERCW PRAM; and let COMP-P-2k be an algorithm for 2k-compaction on 
the Priority ERCW PRAM. We will use an adversary argument for our lower bound 
proof. A step will consist of a write followed by a read. At each step, the adversary 
will designate some of the inputs as unmarked (by setting their values to 0) or marked 
(by setting their values to 1). Let I$ be the set of indices of inputs which have not been 
designated by step t. These will be the live inputs in step t. Initially V, = { 1,. . . , n}. 
We will say that a processor is affected by a live input i in step t if the state of the 
processor in step t is a function only of live input i, and not of any other live input. 
Similarly, a cell is affected by live input i in step t if the contents of the cell in step 
t are a function only of live input i, and not of any other live input. 
We will assume that concurrent writes on the Robust ERCW PRAM are resolved 
using the Tolerant protocol. We will assume that concurrent writes on the Arbitrary 
ERCW PRAM are resolved by allowing the lowest numbered processor that is not 
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affected by any live input to write, and if none, then simply the lowest numbered 
processor. 
Let pt be the maximum number of processors that could be affected by a single live 
input in step t. Let ct be the maximum number of cells that could be affected by a 
single live input. Let h, = max{ct, pr}. 
Lemma 12. We can construct an adversary such that after step t of ZCOMP, 
COMP-A, or COMP-P-4k, as long as h, < 1 &;11/(2h1)/8, (1) hr <4’; (2) 1 G;I 2 16-1 I’lhr-l/ 
248h;_,; (3) each processor and cell is affected by at most one live input; (4) for 
COMP-A, at most t items have been designated as marked; and (5) for COMP-P-4k, 
at most 4’+’ items have been designated as marked. Also, we can construct an adver- 
sary such that after step t of COMP-P-2k, (1) hr<4’; (2) IKl ~I~_~l’i4h’-‘/124ht-~; 
(3) each processor and cell is afSected by at most one live input; and (4) at most 2t 
items have been designated as marked. 
Proof. We prove this by induction. First, po = 0 <2’, CO = 1 = 2’, each processor is 
affected by no inputs, and each cell is affected by at most one input; ho = 1~ I &l/8 if 
n28. 
Now assume the lemma is true up to step t. Then we show how to make it hold 
for step t + 1. Let q = hr. By the induction hypothesis, each processor and each cell 
is affected by at most one live input at the start of step t + 1. We will refer to this 
live input of a processor (or a cell) as its live input. Similarly, for a live input, its 
processors and its cells are the processors and cells that are affected by it. Let P be 
a processor that is affected by a live input at the start of step t + 1. Processor P 
zero-writes to a cell C in step t + 1 if P writes to C if its live input is unmarked. 
Processor P one-writes to a cell in step t + 1 if P writes to the cell if its live input is 
marked. 
We will use the following strategy to push through the induction for step t + 1. 
We will describe a strategy for the adversary to fix the values of a subset of the live 
inputs in step t + 1 (thereby rendering these inputs to be no longer live) so that each 
cell and processor is affected by only a constant number of live inputs. To do this, the 
adversary fixes certain live inputs to value 0 so that every cell is affected by at most 
one live input whose processor zero-writes to it. Then the adversary does the same 
for one-writes - it fixes certain remaining live inputs to value 1 so that every cell is 
affected by at most one live input whose processor one-writes to it. So at this point, 
every cell is affected by at most 3 live inputs - its live input from step t, one live 
input for zero-writes, and one live input for one-writes. As a result, every processor is 
affected by at most 7 live inputs - its live input 1 from step t, and 3 live inputs each 
from the cell it reads in step t + 1 if I = 0 and the cell it reads in step t + 1 if I = 1. 
The adversary then uses Theorem 9 on a graph derived from processors, cells and live 
inputs to extract a large independent set in the graph that corresponds to a subset of 
live inputs; all other live inputs are set to 0, and it is shown that this results in each 
processor and cell being affected by at most one live input in step t + 1. We fill in the 
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details of this strategy below, where we also establish that this can be accomplished 
by fixing the values of a sufficiently small number of live inputs so that all four of 
the inductive assumptions will hold at the end of step t + 1. 
We first consider zero-writes to a cell. We say that the adversary zeros a live input 
if it designates it as unmarked. Note that once an adversary zeros a live input, the 
input is not live anymore. We will make the adversary zero some of the live inputs so 
that each cell is affected by at most one live input whose processor zero-writes to it in 
this step. To do this, we describe a simple procedure for the adversary. Until each cell 
has at most one live input whose processor zero-writes to it, the adversary arbitrarily 
chooses a remaining live input 1 and for each cell to which l’s processors could write, 
the adversary zeros the other live inputs whose processors zero-write to the same cell 
_ up to two per cell for Tolerant, Collision, or Common (one suffices for Common), 
and the one corresponding to the lowest numbered processor that zero-writes to that 
cell, for Arbitrary. Notice that once we zero live inputs whose processors zero-write 
to a cell according to the rule specified above, the value of the cell is fixed for this 
step, and no information about live inputs is written to it. Using this procedure, the 
adversary sets at most 2pt live inputs for each live input I chosen. Thus we are left 
with /G1/(2pt + 1) live inputs. Let m = 1&1/(2q + 1). At this point, there are at least 
m live inputs, and for each cell there is at most one live input that could cause a 
processor to zero-write to it. 
Now we deal with one-writes. We will fix the values of some live inputs so that 
every cell is affected by at most one live input during a one-write. For this, we will 
find a sufficiently large set of live inputs such that if one of these inputs is one-written 
to a cell by a processor, then either each other live input is also one-written to the 
same cell by a processor, or none are one-written to the same cell. This is equivalent 
to finding a sunflower in a group of sets, where each set contains the cells one-written 
to by processors which know a given live input. Thus we can apply Theorem 8 with 
r = q and m as a lower bound on the number of sets. It follows that there must be 
a sunflower of size (m/q!)‘/4 am’/q/q. We set all the live inputs that are not in the 
sunflower to zero. Let m’ be the number of live inputs remaining. Then m’ > m’lq/q. 
At this point we have the property that each cell is either affected by at most one live 
input, or is affected by all live inputs on a one-write. We only need to consider the 
latter set of cells. Call this set of cells 9. On the Tolerant, Collision, and Common 
ERCW PRAM models, note that the cells in Y are fixed (because two of the live 
inputs must be marked, implying that there will be a write-conflict in each cell) and 
thus the cells are not affected by any live input on a one-write. For Arbitrary we need 
to do something slightly different. We mark a live input corresponding to a processor 
that one-writes to a cell in 9. Note that by the definition of 9, every other cell in Y 
is one-written to by a processor that is affected by that input. By our Arbitrary rule, all 
cells in Y will be fixed. For Priority we also need to do something different. Note that 
there are at most pt <q cells in 9. Then we proceed according to one of the following 
options. (Option 1 is used to obtain the bound for COMP-P-4k, and Option 2 is used 
to obtain the bound for COMP-P-2R.) 
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(i) For each of the cells in Y we mark the live input corresponding to the lowest 
numbered processor that performs a one-write into that cell. Thus we fix at most 
q live inputs, and we fix each cell in Y. 
(ii) Consider a cell u E Y, and rank each live input from 1 to m’ in the same order as 
the processor numbers of processors that one-write to v. For each other cell u’ E Y 
consider the sequence formed by the ranks of live inputs (computed from cell u) 
in order of processor numbers of processors that one-write to zi’. By Corollary 11, 
we can choose a subset of live inputs of size m ‘1/24-’ such that for each cell’s 
sequence, the ranks (from the subset) are all present in increasing or decreasing 
order. We zero the other live inputs, and mark the live inputs corresponding to 
the lowest and highest ranks in this subset. Thus we fix each cell in Y. 
Let m” be the number of live inputs remaining. Note that m” = m’> 16;1’/4/4q - 
q 2 1 K;I “‘J/Sq, (using the fact that q < 161 (‘/*q)/8) except for COMP-P-2k, in which case 
m’f>m’1/24-’ 2 1 K1’/44/4. 
At this point, each cell is affected by at most 3 live inputs - its live input from 
step t, and one live input each for a zero-write and a one-write in the current step. Now 
at most c’ = ct + 2pt cells are affected by a live input after this write step. Also, since 
each cell can be read by at most one processor, after the read step at most p’ = c’ + pt 
processors will be affected by a live input, and each processor could be affected by at 
most seven live inputs (its live input I from step t and 3 live inputs each from the 
cell it could read in the current step if I = 0 and if 1= 1). The adversary will zero 
some inputs so that each cell and processor is only affected by one live input. To do 
this, we construct a graph in which the vertices are the live inputs and edges between 
vertices exist if the live inputs are known to the same cell or processor. There are 
m’ vertices in this graph and the degree of each vertex is at most 2c’ + 6~‘. Hence 
the number of edges in the graph is no more than m”(2c’ + 6p’)/2 <m”(4ct + 1 lp,). 
By Turan’s Theorem (Theorem 9), we can find an independent set of vertices of size 
(m”)*/(m” + 2m”(4cI + 11~~)) = m”/( 1 + 8~ + 22p,) >m”/(3Oq + I). 
This is at least I &;I “q/(3 lq 8q) B I K;( “q/248q*, except for COMP-P-2k, in which case it 
is at least I K11’4”/(31q . 4)$ IK11’44/124q, The inputs corresponding to vertices not in 
the independent set are then zeroed by the adversary. 
Now we can set pt+l = ct +3p, <4’+‘, cI+l = ct +2pt ~4~+l, K;+I to be the remaining 
set of live inputs, where I G;+l I2 I V;I ‘/q/248q* except for Option 2 for the Priority model, 
in which case I K;+lIa I K;11’4’/124q. Since q = ht, the lemma follows. 0 
Theorem 13. (1) Solving 2-compaction on a Robust, Common, Collision, or 
Tolerant ERCW PRAM requires dm- 1 steps; (2) for k < dm- 
1, solving k-compaction on an Arbitrary ERCW PRAM requires at least k steps; 
(3) for k < dw - 1, solving 4k-compaction on an Priority ERCW PRAM 
requires at least k steps; and (4) for k<(logloglogn)/4 - 1, solving 2k-compaction 
on a Priority ERCW PRAM requires at least k steps. 
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a 16(4000’) a 16(4000’) 
provided t satisfies the constraint h, < 1 K;I 1/(2ht)/8. We note that this condition is sat- 
isfied for all t < dm for sufficiently large n. Thus after T = dw-- 1 
steps, we will have 1 VT/ ~fl(2*/16(4000~~2)). Now assume k< T. For 
large 12, 1 VT I 2 max(5, k + 2, 4k + 2). For the case of 2-compaction on the Robust, Nice 
Robust, Collision, Common, or Tolerant models, there will be 3 live inputs which do 
not affect either of the first two global memory cells. Thus the adversary could mark 
two of them so that the compaction fails. 
For the case of k-compaction on the Arbitrary model, after k - 1 steps, at most k - 1 
inputs have been designated as marked, and there will be at least 2 live inputs that do 
not affect any of the first k cells. Thus the adversary could mark (or unmark) one of 
them so that the compaction fails. 
For the case of 4k-compaction on the Priority model, after k - 1 steps, at most 
1+4+42+.. . + qk-’ 64k - 1 inputs have been designated as marked, and there will 
be at least 2 live inputs that do not affect any of the first 4k cells. Thus the adversary 
could mark (or unmark) one of them so that the compaction fails. 
For the last part of the theorem (2k-compaction on the Priority model), we can 
bound I &;I using Lemma 12 as follows. 
I ~, ~ I ~JI”<,“l:2d n2-4’+’ 
4t+’ 124’ a 4(500’)’ 
Thus after T = (log log logn)/4- 1 steps, we will have 1 VT/ ~R(2~/4(50010g10g10g”)). 
Now assume k 6 T. For large IZ, 1 VT( >2k + 2. 
After k - 1 steps, at most 2(k - 1) < 2k - 1 inputs have been designated as marked, 
and there will be 2 live inputs which do not affect any of the first 2k cells. Thus the 
adversary could mark (or unmark) one of them so that the compaction fails. 0 
Since this lower bound holds for any number of processors and global memory cells, 
it also holds for the ERCW(ack) PRAM, the OCPC, and the OCPC(ack) models with 
the same write conflict resolution protocols. 
4.2. Upper bounds 
First we note that there is a simple algorithm that consists of performing one con- 
current write, which solves k-compaction in O(k) time on an Arbitrary ERCW PRAM. 
However, this algorithm will not work unless some processor can succeed in each 
write. For the other write conflict resolution protocols we need a different approach. 
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We construct an algorithm which runs in O(log logn + logk) time on a Tolerant 
ERCW PRAM. This is an adaptation of an O(logk) time algorithm for k-compaction 
on the Robust CRCW PRAM given in Fich et al. [24]. If k 2 n’j5, we use a standard 
EREW prefix sums algorithm to perform the compaction in O(log k) time. Otherwise, 
as in [24] we partition the input cells into groups of I cells, where 
2k(k - 1) if k< ,,z,&,, 
I= 
(k-1)logn if logn 
3 log log n- 1 4 log log n <k< logn, 
(k-1)logn 
3logk-1 if logn<k<n”‘. 
We solve k-compaction within each group in O(log Z) = O(log k) time using the 
standard EREW algorithm. 
Let yj = j if the jth group contains a non-zero entry, and let yj = 0 otherwise. As in 
[24], if we solve the k-compaction problem for yi, . . . , yn/l, we can solve the original 
k-compaction problem in O(log I) = O(log k) more steps. To solve the k-compaction 
problem on yi, . . . , yn/l, we proceed as in [24], and reduce the problem in O(log I) (i.e., 
O(log k)) time on a Tolerant or Collision ERCW PRAM to k-compaction in an array of 
size 2Z&-‘)/l. If k > logn/4loglogn, then 2Z&-‘)ir = k”(‘), and clearly, we can solve 
this k-compaction problem in O(log k) time. If k < log n/4 log log n, then in [24] the 
problem is solved in constant time using a CRCW technique, but on the ERCW PRAM 
we will, instead, solve the problem recursively on an array of size 2Zn(k-1)/‘<21n1/2k. 
For k< logn/4loglogn, 21<n’ik, so we can bound the time of this recurrence by 
T(n) < T(n31(2k)) + O(log k) = 0 
Hence, using the fact that the Tolerant protocol is a Nice Robust protocol, and using 
Lemma 2, we obtain the following theorem. 
Theorem 14. Let t(n, k) = log log n + log k. The k-compaction problem can be solved 
in O(t(n, k)) time on an n/t(n, k) processor Collision or Tolerant ERCW PRAM with 
n/t(n, k) global memory cells, and on an n/t(n,k) processor Robust ERCW PRAM 
with 0((n/t(n,k))2) global memory cells. It can also be solved in O(k) time on an 
n/k processor Arbitrary ERCW PRAM with 1 global memory cell. 
4.2.1. Randomized 
We present two results for randomized algorithms for compaction. Both results are 
obtained by having processors hash into random locations in an array. We will assume 
the inputs are given in the local memories of the processors. 
Our first result is an O(logk) expected time randomized algorithm for compaction 
on the Robust ERCW PRAM with II processors and n memory locations. If k > n1/16, 
we use the standard O(log n) = O(log k) time parallel prefix algorithm to perform the 
compaction. Otherwise, let A be an array of size k4. Clear this array, and let each 
processor representing some marked element write its processor number to a random 
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location of A. We use an O(log k) time prefix operation to check if k processors 
succeeded without collision. If so, we compact them into the first k locations in the 
array by computing prefix sums, and inform the marked processors of their success. If 
any processor does not receive notice of success, (and so, by construction no processor 
receives notice of success) it simply retries the procedure. It is straightforward to see 
that the probability of failure decreases geometrically with the number of attempts. 
Then using Lemma 2, we obtain the following theorem. 
Theorem 15. An n/log k processor Robust OCPC or an n/log k processor Robust 
ERCW PRAM with no more than n/log k global memory cells can solve 
k-compaction in O(log k) expected time. 
Proof. We only need to show that the Nice Robust ERCW(ack) PRAM procedure runs 
in O(log k) expected time. The probability that there are any collisions when writing 
to the array of size k4 is < k/k4. The time for writing and the prefix sums computation 
is clog k for some constant c, and thus the total expected time until the procedure is 
successful is given by 
clogk+(clogk)/k3+(clogk)/k6+... =clogkEk-3’=O(logk). 0 
i=O 
Now we describe an O(log log k) algorithm for approximate compaction on an it 
processor Nice Robust ERCW(ack) PRAM which works with probability 1 - l/k and 
uses only O(k) global memory locations. Each processor with a marked element writes 
it to a random location in an array of size Sk. If a processor receives an acknowledge- 
ment, it idles. If not, the processor writes its element into an array of size 4k. This 
procedure continues for a total of log log k steps as the array size reduces by half each 
time. Then we attempt for three steps to write the remaining elements into arrays of 
size k. 
It is not difficult to see, using a Chemoff bound, that the number of remaining 
elements after step t is at most max{k2-(*‘+‘-‘1, k1i4} with probability 1 - teek’ 4/4. 
Lemma 16. After step t, with probability 1 - te- k”4/4, the number of remaining ele- 
ments will be at most max{k2-(2’+t-1), k1/4}. 
Proof (By induction). The base case is trivial. For the induction step, the probability 
of having more than the number left will be at most (t - l)e~~“~‘~. Assume we have 
the required number left. We will randomly write these to an array of size k2-t+4. 
The probability of a write collision for any given processor is <k2-(2’+‘-1)/k2-t+4, 
so the expected number remaining after step t will be 
,&2’-I+(‘-I)-‘)(2’-4-(2’-‘+(t-l)-l))<k@’+t) 
If k2-(2’+t) > k’i4/2, th en by a Chemoff bound, the probability of having over twice 
this number, or k22(*‘+‘-‘), is less than e-k2-21c’+‘/4 <e-k”4/4. If k2-(2’+t) < k’i4/2, then 
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by a Chernoff bound, the probability of having over k1j4 remaining is less than e-k”4/4. 
Thus the total probability of failure at step t is less than temk’ 4/4. 0 
The probability of any element colliding in the last three steps is k1/4( l/k3/4)3 < l/k*. 
Since (log log k)e&4/4 < l/k* for sufficiently large k, we can bound the total probability 
of not succeeding by l/k. Then using Lemma 1, we obtain the following theorem. 
Theorem 17. An n/(log log k) processor Nice Robust OCPC or an n/(log log k) pro- 
cessor Nice Robust ERCW PRAM with n/(loglog k) global memory cells can solve 
approximate k-compaction in time O(log log k), with probability 1 - l/k. 
If we are on a model that can compute a Global OR in constant time (i.e. not the 
Robust or Nice Robust model), a single fixed processor can detect a failure and inform 
the ‘successful’ processors in O(logk) time. To use this information in an algorithm 
that runs in R(log k) time and uses compaction as a subroutine, the algorithm would 
run in stages of O(log k) steps, and a check for successful approximate compactions 
would be performed at the end of each stage. The expected asymptotic running time 
of this algorithm would then not be affected by the possible failure of the approximate 
compaction. 
5. Maximum 
Finding the maximum of n input elements requires O(logn) time on an EREW 
or CREW, even when the values are restricted to be either 0 or 1 [17]. Finding the 
maximum of n inputs on a Priority CRCW with n processors requires @(loglogn) 
time if the inputs come from a large range and O(k) time if the inputs are restricted 
to the range [ 1, nk] [26]. In this section we will show that finding the maximum over 
an unrestricted range requires R(e) time on an ERCW PRAM. If input values 
are restricted to the range [ 1, s], s <n we will show that the maximum can be found in 
O(log logs) time on the Common or Tolerant ERCW PRAM, and that 0( de) 
time is required to find the maximum. 
5.1. Lower bounds 
Our first lower bound will be for the case of unrestricted input range. W.l.o.g., we 
will assume that all the inputs are distinct. Let MAX be an algorithm on the Priority 
ERCW PRAM which finds the maximum of n inputs stored one per processor in the 
first n processors. For concreteness, assume that the output of MAX is to be stored in 
the first global memory cell. Consider step t of MAX. Let V; 2 {Ii,. . . ,I,} be the set 
of inputs which could still be the maximum. These will be called the live inputs. Let 
S, C { 1,2,3,, . .} be the possible values for the live inputs, as restricted by the adversary. 
Let fi = {h 1 Ii gi 6) be the adversary’s assignment of values to fixed inputs. Let k, be 
the maximum number of processors or cells which are affected by any given live input. 
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As the computation proceeds, the adversary fixes the values of certain inputs and 
maintains a set of allowed inputs, such that, after each step, each processor is affected 
by at most one live input. Initially V, = {Ii, . . . . I,}, Ss={1,2,3 ,... } and is infinite, 
and FO = 0. 
Lemma 18. We can construct an adversary such that after step t of MAX, the fol- 
lowing properties hold: (1) I$ g K-1 and 1612 1 c-1 l/3’+‘; (2) each processor and cell 
is afSected by at most one input in K;; (3) kt ~3’; (4) St C St_1 and St is injinite; (5) 
fi_1 GF; c { 1,2,3,. . .} -St; and (6) an input in 5 aficts at most kt processors and 
kt cells. 
Proof. Define a processor’s read (write) function at step t to be a function which maps 
the live input this processor knows about at step t to the cell which it reads (writes). 
The lemma is obviously true for step 0. Now assume the lemma is true for all steps 
up to t - 1. Consider step t of MAX. Each processor knows at most 1 live input. 
Depending on this live input, it will (possibly) write to a specific cell and (possibly) 
read from a specific cell. As in [25], we use Ramsey Theoretical arguments to restrict 
the possible values for inputs such that (1) each processor either writes for all values 
or for no values; (2) each processor either reads for all values or for no values; (3) 
each processor’s read function is either constant or one-to-one; (4) each processor’s 
write function is either constant or one-to-one; and (5) any two read and/or write 
functions from any step t’ d t are either identical or disjoint. Let S: C St_ 1 be the set 
of possible values for inputs after this restriction. The fact that Si is still infinite is 
shown in [25]. Now, because we are assuming the inputs are distinct, one-to-one read 
(or write) functions cannot be used to by processors to gain any information. (Notice 
that in this case a processor will only read a cell if the input 1 it knows is a certain 
value, and the only possible writes to that cell occur from some processor which 
also only knows 1, since no other input could be that value). Thus we can restrict 
our attention to constant read and write functions. In this case, since the reading and 
writing cells are fixed, and since we are using the Priority model, a processor reading 
a location knows exactly which processor last wrote (successfully) to that cell, and 
thus which single live input it will learn about, if any. 
Form a graph with the live inputs (5-i ) as vertices and an edge between two 
vertices if a processor is affected by those two live inputs (one from the previous step, 
and one from the cell just read). Take the largest independent set in the graph and let 
& be the inputs associated with this independent set. Fix the smallest distinct values 
fi from S: to variables i E 6-1 - 6 and remove them from S: to obtain St. Add these 
values to F,_, to obtain &. By Turan’s Theorem, we can choose a set 6 such that 
lKl~1K-~12/(lK-~l +2e), h w ere e is the number of edges in the graph. The degree 
of this graph is at most 3kt_l. (Consider a live input Ii. At most k,_l processors are 
originally affected by that live input, and possibly read a cell affected by another live 
input. Also, each of the k,_l cells originally affected by Ii, plus the k,_l cells written 
to by the processors affected by Ij could be read by other processors.) Thus the number 
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of edges is at most 1 G;-, 13k,_1/2, so 
By the same reasoning as above, the number of cells affected by a given live input 
after step t is at most 2&l <k,, and the number of processors affected by a given live 
input after step t is at most 3k,_1 <k,. 0 
Theorem 19. Finding the maximum of n inputs on a Priority ERCW PRAM requires 
n( &) communication steps. 
Proof. By Lemma 18, one can conclude that 1 K;I > n/3(‘+‘)+‘+(‘-‘)+“‘f2 > n/3(f+2)(‘f1)/2. 
Then at step T = dm - 2, Vr Z 2, and the first cell is affected by at most 
one of these inputs. Then the adversary can simply set the other input to be higher 
than the value stored in the first global memory cell. Cl 
Theorem 19 only holds when the inputs are drawn from a very large range. For the 
case of inputs restricted to a small range, we can prove the following lower bound. 
Theorem 20. Finding the maximum of n inputs drawn from the range [l,s], for 
s <n, requires Q( d&$@) time on a Robust, Nice Robust, Tolerant, Collision, or 
Common ERCW PRAM. 
Proof. Consider an input array of size n which consists of all zeros except for two en- 
tries at locations i, j E [ 1, s], which contain the values i and j, respectively. If 
we have an algorithm to find the maximum in this n element input, then we solve 
the 2-compaction problem on this array with the same time bound, and thus the 
R(de) lower bound on 2-compaction applies to the problem of finding the 
maximum. 0 
5.2. Upper bounds 
We first show a doubly logarithmic time algorithm for Rightmost One problem, and 
then show an algorithm for Maximum which is doubly logarithmic in the number of 
different values allowed for the input elements (i.e. the ‘range’), up to a range of 
size n. 
Theorem 21. The rightmost one of n bits can be found on an nf log logn processor 
Common, Tolerant, or Collision ERCW PRAM in O(loglogn) time, or on an n 
processor Priority ERCW PRAM in constant ime. 
Proof. The algorithm for the Priority model is trivial. For the other models, we divide 
the array into subarrays of size fi and recursively find the rightmost subarray which 
contains a 1 and the rightmost one in each subarray. Note that on the CRCW PRAM, 
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the recursion is unnecessary, since n processors can find the rightmost one in an array 
of size fi in constant time. 0 
Theorem 22. The maximum of n inputs in the range [ l,s] can be found on a 
max{n, s}/ log logs processor Common, Tolerant, or Collision ERCW PRAM in 
O(log logs) time. 
Proof. We create an array of size s, place l’s at positions in the array which correspond 
to input values, and find the rightmost one in O(log logs) time. 0 
Using an algorithm similar to one in [23], we obtain the following result for finding 
the maximum of binary inputs (i.e. the global OR) on a Robust ERCW PRAM. 
Theorem 23. An njloglogn processor Robust ERCW PRAM can find the global 
OR of n bits in O(loglogn) time with error probability l/n. 
6. Chaining and integer sorting 
Our goal is to obtain a fast ERCW PRAM algorithm to sort integers from a poly- 
nomial range. To do this, we first develop algorithms for the Chaining problem, which 
takes an n-bit array as input and finds for each 1 in the input, the position of the 
nearest 1 to its left. 
Theorem 24. The Chaining problem on n bits can be solved on an n/ log log n proces- 
sor Common, Tolerant, or Collision OCPC or ERCW PRAM in O(loglogn) time. 
Proof. First partition the input array into consecutive groups of log2 n bits and solve 
the Nearest Ones problem in these groups computing prefix sums in O(loglogn) time. 
Now we assign a 1 to each group which contained a 1, and solve the Chaining problem 
on n/log* n bits. Once this is done, the processor associated with the leftmost 1 bit in 
each group can simply read the position of the rightmost 1 bit in the nearest group to 
the left which contains a 1, and write it to the output array. 
To solve the Chaining problem on n/ log2 n bits, notice that in O(log log n) steps, 
we can broadcast each bit to log n processors, so we have log n processors working for 
each bit. Imagine a complete binary tree formed over the n/ log2 n bits. For each bit, 
associate one of its associated processors with each of its ancestors. Now, in parallel 
for each node in the tree, solve the Rightmost One and Leftmost One problems for 
the subarray containing the elements at the leaves of the subtree rooted at the node. 
This computation can be performed in O(log log n) time and linear work as shown in 
Section 5. Each processor assigned to a bit with value 1 will then know if its bit is the 
rightmost or leftmost at that node. For each bit b with value 1, use a standard prefix 
sums computation over the processors associated with that bit to find the lowest node 
(closest to the leaves) for which b is not the leftmost bit. Then the processor for b 
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assigned to that node can look at the left child x of that node to find the rightmost bit 
r with value 1 in the subarray for x. This is the nearest one to the left of b. There 
will be no read conflict, because at each node there is at most one bit in its subarray 
which is the leftmost bit with value 1. 0 
The following theorem addresses the Chaining problem in the case when there is a 
processor associated with each non-zero element in the input. 
Theorem 25. Let A[l..n] be an array of zeros and ones, with a processor associated 
with each A[i] = 1 (hence the number of processors is equal to the number of ones in 
the input). Let the priorities of the processors decrease with the position within A of 
the element to which a processor is associated. The Chaining problem on this input 
can be solved in O(loglogn) time on a PRIORITY ERCW(ack) PRAM. 
Proof. The following algorithm solves the problem within the stated bounds. We create 
an auxiliary array of size fi and divide the input array A into fi blocks of size &. 
All processors assigned to elements in the ith block perform a concurrent write of 
their element’s position within A into location i of the auxiliary array. The processors 
that succeed delete their entry in A and recursively solve the problem in the auxiliary 
array. The remaining processors recursively solve the problem within their blocks. 
The recursive solutions are then combined into a solution for the original problem 
in constant time. Since all of the recursive subproblems are of size fi, the overall 
algorithm runs in O(log log n) time. 0 
We can now perform a stable sort of n integers in the range [O..n - l] in O(logn) 
time with n loglogn/logn processors and O(n*) space on a PRIORITY ERCW(ack) 
PRAh4 as follows. As in the CRCW algorithm of [36] we use an n x n array (which is 
assumed to be initialized to zero). For each index i in the input, if element i has value j 
then a 1 is written into position (i,j) of the array. We then solve the chaining problem 
on the n x n array (interpreted as a 1 x n2 array) to obtain the sorted elements in a 
linked list. This portion of the algorithm runs in O(log logn) time using n processors 
using the algorithm in the proof of Theorem 25. To obtain the sorted list in an array 
form, we perform list ranking to find the position of each element in the output array. 
Since the sort is stable this allows us to sort n integers in the range [O..nk - 11, for 
any constant k, within the same processor-time bounds. It also allows us to reduce the 
space requirement to n , ‘+’ for any constant a>O, by viewing each value as the sum 
of powers of It’. This gives us the following theorem. 
Theorem 26. Integer chain-sorting can be performed on n integers in the range 
[O..n- l] in O(log logn) time with n processors on a Priority ERCW(ack) PRAM. Zn- 
teger sort into an array can be performed on n integers in the range [O..nk] in O(log n) 
time with n log log n/ logn processors and n’+’ space on a Priority ERCW(ack) 
PRAM. 
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7. Unbounded fan-in, bounded fan-out circuits 
Since fast dynamic reconfiguration between a large number of processors in optical 
networks does not yet seem to be technically feasible, we would like to find ways of 
reducing the need for it. One way is to design oblivious algorithms. 
An oblivious algorithm for an OCPC is an algorithm in which, if a processor trans- 
mits a message during a step, the destination of that transmission is fixed before the 
algorithm is run. An oblivious algorithm for an ERCW PRAM is an algorithm in 
which, if a processor reads or writes to any cells during a step, the locations read 
and written to by that processor are fixed before the algorithm is run. In oblivious 
algorithms the pattern of transmissions is known prior to the start of the algorithm (i.e. 
it is not dependent on the inputs). Thus, each processor may have only a small set 
of other processors with which it needs to communicate, and this set is fixed before 
the algorithm is run. Therefore, we would be able to fix or preset the transmission 
elements, and we may avoid some of the reconfiguration costs. 
A Boolean circuit is a directed acyclic graph. The nodes of in-degree 0 are called 
the inputs. The nodes of indegree k>O are called gates and are labeled with AND, 
OR, or NOT. (Nodes labeled with NOT have must have indegree 1.) The fan-in of 
a node is its in-degree and the fan-out of a node is its out-degree. One of the nodes 
is designated as the output node. The size of a circuit is the number of gates, and 
the depth of a circuit is the maximum length of a directed path from an input to the 
output. A Boolean formula is a Boolean circuit whose underlying graph is a tree (all 
nodes except the output node have out-degree 1). 
A special type of oblivious algorithm is given by a bounded fan-out Boolean circuit 
(BFO), which is a Boolean circuit in which the fan-out of each node is at most two. 
We assume standard definitions for circuits and formulas [lo]. A BFO circuit with 
size s and depth d can be simulated in a straightforward way by an s processor, d 
step oblivious OCPC algorithm. Just as unbounded fan-in, unbounded fan-out circuits 
correspond closely to the CRCW PRAM [ 1 I], and the study of bounded fan-in circuits 
often sheds light on algorithms for the CREW and EREW PRAM, we believe that the 
study of BFO circuits should enhance the understanding of the ERCW PRAMS. 
We now give some results on solving some fundamental problems on BFO circuits. 
7.1. Lower bounds 
Our first result shows how to transform a BFO circuit into something resembling a 
formula, so that we can obtain a lower bound of the depth of the circuit using known 
lower bounds on formula size. 
We will assume the size of a formula is the number of inputs in the circuit corre- 
sponding to the formula. 
Theorem 27. Let f be a Boolean function over n variables. If f is computed by 
a circuit of depth d with fan-out at most c (with one input corresponding to each 
variable), then there is a Boolean formula of size at most ncd which computes f. 
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Proof. Let C be a depth d circuit in which each gate has fan-out at most c. Let C’ 
be the same circuit, but with every gate with some fan-out c’ > 1 replaced by a gate 
with a single output leading into a ‘fan-out’ gate which fans out the output to c’ other 
gates. Then C’ has depth at most 2d. Now consider the following percolate operation. 
Assume a gate g has an output which enters a c’-fan-out gate. The percolate operation 
replaces this with a c’-fan-out gate at each input which fans out each input into c’ 
duplicates of gate g. This has the effect of percolating the gate g up in the circuit. 
We perform percolate operations on C’ until all standard gates are above all fan-out 
gates. Notice that we have not changed the result nor the depth of the circuit. Call 
this new circuit C”. Notice that the standard gates of C” all have one output, and 
thus correspond to a formula for f, Let F correspond to this formula, i.e. the circuit 
consisting of the standard gates of C”, with the inputs corresponding to every input 
into a gate which is an actual input or an output from one of the fan-out gates. Since 
there are at most d levels of fan-out gates, and each of those gates has fan-out c, each 
input can be fanned out to at most c d inputs of F. Thus there are at most ncd inputs 
toF. 0 
Corollary 28. Any BFO circuit which computes parity requires fl(logn) depth. 
Proof. By Khrapchenko [42], any formula for parity must have size s2(n2). By the 
previous lemma, ncd = s2(n2), and since c is a constant, d = G(log n). 0 
Let THk,,n denote the threshold function which outputs 1 if and only if at least k of 
the inputs are equal to 1. 
Corollary 29. Any BFO circuit which computes TT&, requires R(log k + loglogn) 
depth. 
Proof. By Khrapchenko [42] any formula for THk,,, must have size R(k(n - k + 1)). 
By Krichevskii [43] any formula for TH,,,, must have size R(n log n). By the previous 
lemma, ncd = max{Q(k(n-k+ l)), R(n logn)}, an d since c is a constant, d = fl(log k+ 
log log n). 0 
We next consider the computation of multiple-valued Boolean functions. 
Lemma 30. Let f : R” -+Rm be a Boolean function. Consider the jth input variable 
for some j, 1< j<n. Let 0 be a set of output variables with the property that for 
each o E 0 there is some n-bit input I such that the value of o is complemented when 
the jth bit in I is complemented. Then any bounded fan-out circuit that computes f 
will require depth R(log IO]). 
Proof. The circuit must contain a path from the jth input node to each of the output 
nodes in 0. Since the circuit has bounded fan-out. the lemma follows. 0 
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Corollary 31. Any bounded fan-out circuit for adding two n-bit integers, merging a 
bit into an n bit sorted sequence, sorting n bits, or computing the prejix sums of n 
bits requires R(logn) depth. 
7.2. Upper bounds 
There are well-known bounded fan-in circuits with O(logn) depth and linear size for 
parity, addition, merging, sorting binary inputs, and prefix sums on binary inputs. By 
[40], these circuits can be converted into bounded fan-out circuits of the same size and 
depth. By Corollaries 28 and 3 1, these are optimal BFO circuits for these problems in 
terms of both size and depth. 
Next we present a BFO circuit that computes the threshold function THk,, in optimal 
size n and optimal depth O(log k+ log log n). Our construction makes use of an optimal 
logarithmic depth circuit for computing (in binary) the sum of n bits [46] and two 
constructions for monotone formulas due to Valiant [49] and Friedman [27] which we 
sketch below. 
The monotone formula construction of Valiant [49] shows that any monotone sym- 
metric function on n variables can be written as a monotone formula of size O(n5.3). 
Implicit in the construction of this formula is a monotone BFO circuit of size O(n5.3) 
and depth O(logn). 
The monotone formula construction of Friedman [27] shows that THk,, can be writ- 
ten as a monotone formula of size O(k’2% logn). This construction uses Valiant’s 
construction on threshold functions with 4k2 inputs, and thus has depth O(log k). The 
threshold function developed by Friedman has the form 
k4 log n 
Tffkb’l,..., Yn) = jy, THk 
( 
V Yi, V Yi,. . . > V Yi 
iEA{ iEAi iEAik, 
1 
5 
where for each j, A(, . . . , Aikz is a partition of the n inputs. Thus each of the n inputs 
must be fanned out to k4 logn of Valiant’s threshold circuits. This can be done in 
O(log k + log logn) depth and O(nk4 logn) size. The total size of all of the Valiant 
circuits are then k4 logn times 0((4k2)5.3). 
We use these results for our circuit as follows. First we place the n inputs into 
groups of size k” log n and use the addition circuits to find the sum of the number 
of ones. This takes linear size in each group, and thus linear size overall. The depth 
required is O(log k + log log n). Then using a standard comparison circuit, each group 
can check to see if it has more than k 1’s. The output to this circuit goes into a final 
OR gate which determines the final outcome. Along with this, each circuit fans out 
each of its first [log k] outputs into the appropriate number of ones, so that we will 
have at most 2k outputs from each group, with the number of ones output equal to 
the number of ones in the group (assuming the number of ones is at most k). The 
outputs of all the groups can now be input into the Friedman circuit. Since there are 
2kn/(k15 logn) inputs, the size of the Friedman circuit will be O(n). The depth will be 
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O(logk + log log n). The output to the Friedman circuit is then ORed with the output 
of the comparator circuit at each of the groups. If any group had more than k inputs, 
then the output of the total circuit will be 1. If not, then the output from each group 
will be the correct number of ones in the group, and the output of the total circuit will 
be the output of Friedman’s circuit, which will be 1 if and only if the number of ones 
in the input is at least k. 
This circuit implies the following theorem: 
Theorem 32. There is a size O(n), depth O(log k+loglogn) BFO circuit which com- 
putes Tf&,,. 
8. Relations between ERCW models 
We now discuss the relative powers of the different write conflict resolution protocols 
on the ERCW(ack) PRAM. Many of our results parallel those on the CRCW PRAM. 
Using the results from Section 3, some of these results can be generalized to the ERCW 
PRAM model and the OCPC model. 
We use the notation Protocol(m) to denote a collision protocol on an ERCW(ack) 
PRAM with m global memory cells. If we let X< Y mean ‘X conflict resolution 
protocol can be simulated on Y conflict resolution protocol with constant slowdown’, 
then it is not hard to see that 
Robust(m) d Collision(m) <Arbitrary(m) <Priority(m), 
Robust(m) <Nice Robust(m) 6 Tolerant(m) < Collision(2m). 
(The last simulation simply associates an extra memory cell with each memory cell 
of the Tolerant ERCW(ack) PRAM, to test whether there will be a collision at that 
cell, so that the value of the cell is not overwritten if there is a collision.) In addition, 
Common(m) <Arbitrary(m). 
In the next two subsections, we describe some less obvious simulation results. 
8.1. Separations 
In our lower bounds, we will always assume the simulating machine has infinite 
memory. Boppana [9] showed that solving Element Distinctness on the Common CRCW 
PRAM (and thus the Common ERCW(ack) PRAM) requires R(log n/ log log n) time. 
However on any of the other ERCW(ack) PRAM models, Element Distinctness can 
be solved in constant time. The following theorem follows. 
Theorem 33. There is a separation of R(log n/ loglogn) between the Common 
ERCW(ack) PRAM model and any other ERCW(ack) PRAM model. 
This separation is tight for the CRCW PRAM, but so far the best algorithm for Element 
Distinctness on the Common ERCW(ack) PRAM requires R(logn) time. 
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Similarly, Grolmusz and Ragde [34] and Chaudhuri[l2] provide separations between 
some other CRCW PRAM models, which can be easily transferred to the ERCW(ack) 
PRAM, yielding the following theorem. 
Theorem 34. There is a separation of R(log loglogn) between the Collision ERCW 
(ack) PRAM and Common ERCW(ack) PRAM models, a separations of 
fi(loglogn) between the Collision ERCW(ack) PRAM model and the Arbitrary 
ERCW (ack) PRAM model, and a separation of R(loglogn) between the 
Tolerant ERCW (ack) PRAM model and the Collision ERCW(ack) PRAM 
model. 
8.2. Simulations 
First we note that the simulation of a Priority(m) CRCW PRAM on an Arbitrary(mn) 
CRCW PRAM given in Chlebus et al. [ 151 can be easily transferred to the ERCW(ack) 
PRAM, yielding the following theorem. 
Theorem 35. There is a simulation of a Priority(m) ERCW(ack) PRAM on an 
Arbitrary(mn) ERCW(ack) PRAM that runs in O(log logn) steps. 
The rest of this subsection describes the simulation of an Arbitrary(m) ERCW(ack) 
PRAM on a Tolerant(mn) ERCW(ack) PRAM. 
For the simulation we need to use a partition algorithm from [ 151, which is run with 
a subset of processors, and results in either one processor being marked, or at least 
one but at most half of the processors being marked. This partition algorithm uses 
O(n) memory cells and takes O(log log n) time. An additional feature of this algorithm 
is that each marked processor has an associated unmarked processor, and thus if k 
processors are initially assigned to each processor in the subset, then the algorithm 
can assign 2k processors to each marked processor, k from the marked processor, 
and k from its associated unmarked processor. (This partition algorithm was written 
for the Collision CRCW PRAM, but can also be run on the Tolerant ERCW(ack) 
PRAM. ) 
In the first phase of our simulation, we divide the processors into groups according to 
the cells they write to, and run the partition algorithm Jlog n/ log log n times, with each 
subsequent application on the marked processors from the previous application. Then 
if there is more than a single processor remaining in a group, each of the remaining 
processors will be assigned 2m processors. 
In the second phase of our simulation, we use a technique from [ 161 to choose one 
of the remaining (marked) processors for each cell as follows. Let k = 2m. 
Assign each marked processor to a cell in an n element array according to its processor 
number. Form a k-ary tree T over this array. For each marked processor P do the 
following: Associate the k processors assigned to P with the k leaves in T with the 
same parent as P. Now let P write a 0 to its own cell. Then let P write a 1 to its own 
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cell, and let the auxiliary processors associated with cells at positions greater than P 
also write 1 to their cells. Then let P read its location. P will only read a 1 if it is the 
first (lowest numbered) child of its parent which is writing. Say a marked processor 
‘wins’ this level if it succeeds in writing a 1. Assume P wins this level. Then P and its 
k assigned processors move up to the next level. Notice that on the ERCW(ack) PRAM, 
the marked processors that lose cannot inform their assigned processors that they have 
lost, so those processors will also move up to the next level. But they will simply 
mimic the assigned processors of the winner, and this will still allow only the first 
child of each parent to succeed in writing a 1. We continue this procedure through 
the logn/ log k levels, until exactly one winning processor remains. This processor 
then writes without contention to the appropriate cell, completing the simulation of the 
Arbitrary Write step. 
The time for performing Jlog n/ log log n partitions is 0( Jlog n log logn) and the 
time to proceed through log n/ log k levels of the tree, each one taking constant time, 
is also 0( logn loglogn). Thus the time for simulating a step is 0( logn loglogn). 
The following theorem follows. 
Theorem 36. There is a simulation of an Arbitrary(m) ERCW(ack) PRAM on a 
Tolerant(mn) ERCW(ack) PRAM that runs in O(Jlogn loglogn) steps. 
9. Conclusions 
In this paper we have studied the Exclusive Read, Concurrent Write (ERCW) PRAM 
model. This model is of importance since we show a tight correspondence between an 
ERCW PRAM with a linear number of memory locations and the Optical Communi- 
cation Parallel Computer (OCPC), a model of parallel computation that uses optical 
communication between processors and memory. 
We have also presented results for bounded fan-out circuits (BFOs). Algorithms 
designed for BFOs will map on to the OCPC without the need for fully dynamic 
reconfiguration. 
The OCPC model has been widely studied, and most of the prior work on this model 
has been devoted to implementing one step of parallel communication using a small 
number of steps on the optical communication medium. In contrast, we show in this 
paper that each step of the ERCW PRAM (with number of shared memory locations 
equal to the number of processors) can be implemented in constant time on the OCPC 
and vice versa. Thus the algorithms we present in this paper can be mapped on to the 
OCPC so that each step takes only a constant amount of time thus obviating the need 
to map a step of parallel communication on to the OCPC communication medium. 
In this paper, we have presented algorithms as well as lower bounds on the time 
needed to solve many fundamental problems on the ERCW PRAM and the OCPC. 
In many cases the bounds are not tight, and it would be interesting to close the gap 
between upper and lower bounds. 
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